GPEX-SW - PCI Express Switch Port Controller

PRODUCT BRIEF

Overview

Highly Configurable
Technology Independent
System Validated

GDA's PCI Express interface controller is a highly flexible and configurable design targeted for end-point, root-complex, switch and bridge implementations in desktop, server, mobile, networking and telecom applications. The controller architecture is carefully tailored to optimize link utilization, latency, reliability, power consumption, and silicon footprint. GPEX-SW is the switch port controller configuration of the design.

The controller's simple, configurable and layered architecture is independent of application logic, PHY designs, implementation tools and, most importantly, the target technology. GDA solution allows the licensees to easily migrate among FPGA, Gate array and Standard cell technologies optimally. Its flexible backend interface makes it easy to be integrated into wide range of applications. GDA solution provides highly scalable bandwidth through configurable lanes, widths and frequencies.

GDA's PCI-Express solution leverages years of experience in PCI, PCI-X and HyperTransport technologies and the expertise in creating system validated IP solutions with RTL, synthesis, simulation, board and software elements to offer lowest risk in terms of compliance and inter operability. GDA is the leading solution provider for HyperTransport, another high speed PCI-on-packets technology, with many licenses sold in compute and networking markets.

Features

- Compliant to PCI Express base specification version 1.0a
- Implements transaction, data link and physical layers
- Supports multiple lanes: x1, x2, x4, x8 or x16
- Architected for high link utilization and low latency
- Completely handles PCI-Express ordering rules
- Implements flow control logic for both directions
- Optional packet buffer and scheduler modules
- Packet oriented user logic interface
- Supports configurable number of downstream ports
- Supports parallel address decoding
- Supports Type1 configuration space
- Allows access to port configuration space from line and GPI
- Supports Type0/1 configuration conversions
- Handling of UR for both upstream and downstream traffic
- Flexible lane ordering and support for lane reversal



GPEX-SW

Visit: **www.gdatech.com**

Call: **408.432.3090**
Fax: **408.432.3091**
email: **ip@gdatech.com**

Write **GDA Technologies**
1010 Rincon Circle
San Jose, CA 95131

Specifications

Configurable Options

- Maximum Link Width (x1, x2, x4, x8, x16)
- Maximum TLP data payload size supported (128B to 4KB)
- Transmit Retry/Receive Buffer size
- Number of Virtual Channels
- Upstream port / downstream port
- Inclusion of specific sublayers etc.
- ASPM L1 / Wake support, Auxiliary power support
- Hot plug support

Design Attributes

- Highly modular and configurable design
- Layered architecture
- Fully synchronous design
- Supports both sync and async reset
- Clearly demarked clock domains
- Software control for key features
- Multiple loop backs for debug

Status : Beta
Availability : Q3, 2004
Language : Verilog, VHDL
Synthesis : Synopsys, Synplicity
Simulation : Cadence, Synopsys
Technology : FPGA, 0.18uASIC or better

Product Package

- Configurable RTL Code
- HDL based test bench and behavioral models
- Test cases
- Protocol checkers, bus watchers and performance monitors
- Configurable synthesis shell

Documentation

- Design Guide
- Verification Guide
- Synthesis Guide

Sept 2002 Version 0.4